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ABSTRACT 
The goal of this thesis is to replace a voltage-to-frequency (V/f) converter in the given 
inductor-inductor-capacitor (LLC) converter with an analog-to-digital (A/D) converter to 
prevent a field-programmable gate array (FPGA) from needing to monitor signals 
continuously. The proposed signal and sensor design alternative is to use A/D converters 
for the voltage and the battery temperature measurements, and to send only one gate 
signal that can be used to drive both MOSFETs in the LLC converter. Two candidates are 
considered for the A/D converter. The first solution is the AD7792/7793 A/D converter, 
which can monitor both the voltage and the temperature simultaneously. The 
AD7792/7793 transmits one data signal to the FPGA and receives three data signals from 
the FPGA. The second solution is the ADS1000, which uses the I2C protocol to 
communicate with the FPGA. The ADS1000 receives the read/write command and clock 
data from the FPGA and sends converted digital data to the FPGA. For efficient 
processing, we recommend the use of the ADS1000, since the FPGA and the A/D 
converter have bidirectional communication capabilities and the AD7792/7793 requires 
more optocouplers, more space, and more wires in the circuit. 
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The inductor-inductor-capacitor (LLC) converter is popular for DC to DC power 
conversion. Presently, the LLC converter uses a voltage-to-frequency (V/f) converter to 
monitor the DC output battery voltage and the battery temperature. The V/f converter 
used in the laboratory is the LM231 [1]. The V/f converter creates a square-wave digital 
signal, where the frequency of the square-wave is proportional to the input DC voltage. 
The fact that the V/f converter digital signal is asynchronous presents a problem in the 
implementation, which is the problem this thesis addresses.  
Since the output of the V/f converter is an asynchronous digital square-wave 
independent of all system clocks, it must be constantly monitored to find transitions so 
that the frequency can be measured. This process is very time consuming, and we 
propose to develop a field-programmable gate array (FPGA) implementation so that 
voltage and temperature can be measured in real-time. The given LLC converter is shown 
in Figure 1. 
 
Figure 1.  The existing LLC converter with V/f converters used for data 
acquisition. 
 xv 
The goal of this thesis is to replace V/f converters in the given circuit with an 
analog-to-digital (A/D) converter to prevent the FPGA from needing to monitor signals 
continuously. The circuit has two V/f converters to monitor both the voltage and the 
temperature. The proposed signal and sensor design alternative is to use A/D converters 
for the voltage and temperature measurements. The control signals are modified to send 
only one gate signal that can be used to drive both MOSFETs in the LLC converter.  
Two solutions are proposed for the A/D converter. The first solution is based on 
the AD7792/7793 [2] A/D converter, which has the capability of monitoring both the 
voltage and the temperature simultaneously. In this way we need only one AD7792/7793, 
which transmits one converted digital data to the FPGA and receives three digital data 
from the FPGA. The AD7792/7793 application to the LLC is shown in Figure 2.  
 
Figure 2.  The proposed data acquisition architecture using the 
AD7792/7793 for the LLC converter. 
The second solution is based on the ADS1000 [3], which communicates with the 
FPGA by an Inter-Integrated Circuit (I2C) interface. The ADS1000 receives the 
read/write command and clock data from the FPGA and sends a converted digital data to 
the FPGA. The ADS1000 application to the LLC is shown in Figure 2. 
 xvi 
Figure 3. The proposed data acquisition architecture using the 
ADS1000 for the LLC converter. 
The second solution has the advantage of being more efficient. For this reason, 
and based on our results, we recommend the use of the ADS1000 not only because the 
FPGA and the A/D converter have bidirectional communication capabilities but also in 
view of the fact that the AD7792/7793 requires more optocouplers and more space in the 
circuit. 
List of References 
[1]  National Semiconductor. (1999, June). Precision voltage-to-frequency converters. 
[Online]. Available: http://eeclasses.usc.edu/ee459 
/library/datasheets/LM331.pdf .  
[2]  Analog Devices Inc. (2004). 3-channel, low noise, low power, 16-/24-bit ∑-∆ 
ADC with on-chip in-Amp and reference. [Online]. Available: 
http://www.analog.com/static/imported-files/data_sheets/AD7792_7793.pdf. 
[3]  Burr-Brown Products from Texas Instruments Inc. (2004). Low-power, 12-bit 
analog-to-digital converter with I2C interface. [Online]. Available: 
http://www.ti.com/lit/ds/sbas357a/sbas357a.pdf. 
 xvii 
THIS PAGE INTENTIONALLY LEFT BLANK 
 xviii 
ACKNOWLEDGMENTS 
I would like to thank my family, Yunjung and Channy, for their efforts in 
supporting me and my school life.  
I would also like to thank Dr. Julian for teaching and guiding me in 
the development of this thesis and giving me the opportunity to learn about the 
power converter and the analog-digital converter. 
 xix 






In the past twenty years power electronic converters have become widespread 
beyond the traditional industry applications such as motor drives. Since power converters 
have become the enabling technology for large markets such as consumer electronics, 
automotive and renewable energy sources, the need to increase their power density and 
reliability has grown together with the requirement of lower cost. Integration of control 
and sensing functions into the design of a power converter reduces cost and improves 
both reliability and performance. Microchip Inc. [1] is one of the many manufacturers 
that have made a significant effort to add these features to their products, which makes 
them more attractive to customers. An example is the integration of digital control 
techniques into the power system, which replaces the standard analog implementation. 
The advantage is that it provides efficient management of functions in the power system. 
An improved signal processing architecture to control an inductor-inductor-capacitor 
(LLC) power converter is displayed in Figure 1. 
 
Figure 1.  Improved signal processing architecture (from [1]). 
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According to its website [1], the Level 4 integration goals of Microchip are stated 
as follows: “for various power conversion and power control applications, they offer 
higher power density, lower system costs, improved reliability, and lower manufacturing 
and maintenance costs” [1]. 
It turns out that their microprocessor does achieve these goals; however, it has a 
number of redundant functions, not necessary in many applications. To build a circuit 
which performs a specific function, the integration of control and sensing functions 
should be part of the power converter’s design. 
In this thesis, sensor integration is used to build specific functions for an LLC 
power converter used in a multi-cell battery charger as shown in Figure 2. The laboratory 
prototype shown in the photograph was implemented on a custom printed circuit board 
(PCB) using commercial-off-the-shelf components to minimize the cost of the design. 
The LLC converter was designed to trickle charge individual battery cells in a multi-cell 
battery string while monitoring each cell’s voltage and temperature. The goal is to 
equalize the battery charging level, which provides increased reliability and total stored 
charge for the battery pack.  
The battery stack setup is shown in Figure 3. In this circuit, the LLC converter 
was used to charge each battery so that they are all charged to the same level, improving 
their reliability. The block diagram of the given LLC converter’s control circuit is shown 
in Figure 4. 
 




Figure 3.  Multi-cell battery stack setup (from [2], [3]). 
 
Figure 4.  Block diagram of the existing LLC converter with V/f 
converters. 
In the existing implementation, two voltage-to-frequency (V/f) converters 
(LM231 [4]) are used in the LLC converter to measure two analog signals because the 
V/f converter cannot receive two signals simultaneously. The V/f converters convert the 
DC output battery voltage and the battery temperature to digital signals and transmit them 
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to a field-programmable gate array (FPGA). The FPGA reads those digital signals from 
the V/f converters. In addition, the FPGA controls the operation of the whole circuit with 
three signals, which are Enable, Gate1, and Gate2 as shown in Figure 4.  
The Half-Bridge Driver in Figure 4, (the ADuM7234 [5] chip), is for turning the 
Metal-oxide Semiconductor Field-effect Transistors (MOSFETs) on and off and provides 
the MOSFET with up to 4.0 A peak current and enough gate voltage to keep them fully 
on. The MOSFETs are the power devices in the LLC converter (blue box in Figure 4). 
Three signals are sent to the LLC converter: the enable signal and two gate drive signals. 
The enable signal makes the gate signals activate, and the gate signals are the voltage 
signals that drive the power switches (MOSFETs). The control signals sent by the FPGA 
are isolated from the LLC converter by the ADuM7234. 
An optocoupler (OPTO in Figure 4) is used for feedback from the LLC converter 
to provide electrical isolation between the battery stack and the FPGA. The temperature 
sensor does not need an optocoupler since it has self-isolation because it is a plastic 
packaged sensor. Six LLC converters control the six cells in the battery stack as shown in 
Figure 5. Each has a twelve pin interface to the main control board, resulting in a large 
number of wires as can be noticed in Figure 5. 
 
Figure 5.  This photograph shows that many wires are needed to 
interface the six LLC converters (red arrow) to the FPGA controller. 
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In the conversion of voltage-to-frequency, the digital signal of the V/f converter is 
asynchronous and presents a problem in the implementation. Since the output of the V/f 
converter is an asynchronous digital square-wave independent of all system clocks, it 
must be constantly monitored to find digital signal transitions so that the frequency can 
be measured. This process is very time consuming, and alternative solutions are 
discussed. The sensor circuitry for the LLC converter, as currently implemented, is 
shown in Figure 6. 
 
Figure 6.  Sensor circuitry (from [6]). 
The frequency is determined by properly sampling the voltage and temperature 
signals and is processed in the FPGA. The flow chart of the software which is used in the 
LLC power converter is shown in Figure 7. The frequency is computed by the edge 
detector which creates rising edge signals and makes the clock cycles decide the signal 
period. This period is the V/f signal period and is saved in the FPGA [6]. 
 5 
 
Figure 7.  V/f converter software algorithm (from [6]). 
B. OBJECTIVES 
The goal of this thesis is to replace the two V/f converters shown in Figure 4 with 
a two-channel analog-to-digital (A/D) converter in the given LLC power converter 
circuit. This can eliminate the need for the FPGA to monitor signals continuously, thus 
reducing its signal processing burden. This reduces the size and cost of the FPGA 
compared to the existing implementation. Two candidate A/D converter solutions are 
investigated in this thesis. 
C. APPROACH 
By replacing the two V/f converters with an A/D converter, we can eliminate the 
need for the FPGA to monitor the signals continuously. The proposed signal and sensor 
design alternative is to use A/D converters for the voltage and the temperature 
measurements and to send only one gate signal that can be used to drive both MOSFETs 
in the LLC converter. When the gate signal is idle, the converter is disabled, which also 
eliminates the need for a separate enable signal. 
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This interface requires one control signal and one or three data signals for the A/D 
converter, depending on which A/D converter is chosen. One advantage is that the A/D 
can be queried by the FPGA anytime. In addition, A/D converters have multi-input 
channel capability; therefore, the given circuit needs only one A/D converter to measure 
both the voltage and the temperature. This is an improvement with respect to the existing 
V/f converters, which must be monitored continuously so that the frequency can be 
detected from the voltage transitions.  
D. THESIS ORGANIZATION 
Chapter II includes the LLC topology to help explain the circuit operation, and a 
general A/D converter explanation to provide the basic concept of an A/D converter. 
Detailed explanations of two candidate A/D converters are included in Chapter III, in 
addition to the results and the experimental analysis of the A/D 7792/7793 converter. 
Conclusions and recommendations are presented in Chapter IV. 
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II. THE LLC TOPOLOGY AND A/D CONVERTER THEORY OF 
OPERATION 
An LLC converter is a solid state switching power converter, which is generally 
used for “higher efficiency, higher power density, and higher component density” [7]. 
The LLC converter behaves like an ideal current source and reduces the stress and loss of 
the solid state switching devices because of its resonant operation [8]. 
Two continuous analog signals, the battery voltage and the temperature, need to 
be converted to digital signals to control the power converter. An A/D converter is a 
device for sampling and converting a continuous analog voltage to a discrete-time digital 
signal. The LLC topology is explained in section A to help understand the circuit 
operation. A general A/D converter explanation is given in section B to provide the basic 
concept of an A/D converter. 
A. LLC TOPOLOGY 
The LLC power converter topology, which is shown in Figure 8, is used in a 
battery charger because it behaves like an ideal current source. The LLC converter also 
reduces the losses of the MOSFET power devices because it operates in a resonant mode 
so that the devices can be turned on and off when zero current is flowing in the devices. 
An LLC tank is made of two inductors and a capacitor on the primary side of the 
transformer, as shown in Figure 8. If it did not have the magnetization branch of the 
transformer mL , it would be identical to a series-loaded resonant (SLR) converter [8]. 
The primary side of this circuit could be a half-bridge or a full bridge. A half- 
bridge is used presently and includes two MOSFET switches ( 1Q  and 2Q ) in a switching 
bridge to excite the LLC tank; a full bridge has four. The secondary side is a center 
tapped rectifier after a capacitive filter. The resonant components rL , rC , and mL are 
the passive elements in this circuit where rL  is a resonant inductance, mL  is the 
magnetizing inductance and rC  is the resonant capacitor [8]. 
 9 
 
Figure 8.  The LLC converter (after [8]). 
This power converter works with various frequencies. It is very important to 
control the switching frequency in the power converter because its efficiency is related to 
the switching frequency.  
In the circuit shown in Figure 8, “there are two resonant frequencies, one 
determined by rL  and rC , the other determined by mL , rL  and rC “ [8]. The two 
















The simulated waveform of the LLC converter is shown in Figure 9. This power 
converter works at a switching frequency between the resonant frequencies defined in (1) 
and (2). The voltage aV  is the voltage applied to the resonant converter (shown in Figure 
9) using the DC source inV  as shown in Figure 8. The variables _ rI L  and _ mI L  are 
the currents in the inductors rL  and mL  shown in Figure 8. The current oI  is the output 
current on the secondary side of the transformer and tV  is the transformer primary 
voltage. The whole operation can be analyzed by breaking it down into three different 
modes as explained in the next three subsections [8]. 
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Figure 9.  Simulated waveform of the LLC converter (from [8]). 
1. Mode 1 (t0 to t1) 
This mode initiates at 0t . At this moment, the switch 2Q  is turned off, and the 
_ rI L  flows to the left in Figure 10, which is a negative current in Figure 9. This 
negative _ rI L  flows to the body diode of 1Q  , which provides a zero-voltage switching 
(ZVS) condition for 1Q . When the _ rI L  flows through the body diode of 1Q , the _ rI L  
increases and makes the secondary diode 1D conduct and oI  increases, as shown in 
Figures 9 and 10. At this moment, the transformer sees the output voltage, which is the 
voltage across oC , the output capacitor of the secondary side, as shown in Figure 8. The 
inductor mL  is driven with a constant voltage source during this mode [8].  
 
Figure 10.  The LLC converter operation mode 1 (from [8]). 
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2. Mode 2 (t1 to t2) 
The resonant current _ rI L  flows to the right as shown in Figure 11 during this 
mode of operation. The current is positive in rL , as shown in Figure 9, after 1t  and 
before 2t  . This is the beginning of mode 2. The current _ rI L  flows through the 
MOSFET 1Q  body diode during mode 1. The current becomes positive and then 
decreases in the MOSFET during mode 2. During mode 2, the output rectifier diode 1D  
conducts, and the transformer secondary voltage is fixed at the output voltage oV . The 
magnetizing inductor mL  is linearly charged by the output voltage, so it does not 
participate in the resonant action during this period. In mode 2, the circuit works like a 
series-resonant converter (SRC) with rL  and rC  as the resonant components at the 
frequency in (1). This mode ends when the _ rI L  is the same as _ mI L  . The output 
current oI  reaches zero at the end of this mode [8]. 
 
Figure 11.  The LLC converter in operation mode 2 (from [8]). 
3. Mode 3 (t2 to t3) 
The circuit operation in mode 3 is shown in Figure 12. The resonant current 
_ rI L  is the same as the _ mI L  and oI  reaches zero at 2t  , as shown in Figure 9. Both 
the output rectifier diodes 1D  and 2D  of the secondary circuit are reverse biased, and the 
 12 
transformer’s secondary voltage is lower than the oV , as shown in Figure 9. In this mode, 
the output is decoupled from the transformer. Thus, the output is not connected to the 
primary, and mL participates in the resonant oscillations as defined in (2). The 
magnetizing inductance mL  forms a resonant tank in series with rL  and rC . This mode 
ends when 1Q  is turned off. As can be seen from the waveform in Figure 9, 1Q  turns off 
its current at 3t ; this current is small compared with the peak current, which reduces the 
switching losses [8]. The next half cycle of operation is the same as analyzed above 
where modes 1 through 3 repeat [8]. 
 
Figure 12.  The LLC converter in operation mode 3 (from [8]). 
B. A/D CONVERTER DESCRIPTION 
An A/D converter is a device for sampling and converting a continuous analog 
voltage to a discrete time digital signal. At each sample, the relation between the analog 
voltage inV  and its numerical representation is given by [9] 
  (V) 2 2n nin in in
ref ref ref





= ⋅ ⋅ = ⋅ ⋅
−
 (3) 
where γ  is the digital code of output in volts (V), n  is the number of output bits, G  is 
the gain factor, refV  is the reference voltage and inV  is the input signal to the A/D 
converter. Figure 13 is a block diagram of a typical A/D converter circuit. 
 13 
 
Figure 13.  A typical A/D converter block diagram (from [9]). 
Two pins are used for inV +  and –inV  signal inputs, and the A/D converter 
reference voltage is provided with internal or external power. The accuracy of the 
converted value is determined by the reference voltage, which should be constant and not 
sensitive to temperature changes. The ideal transfer function of a 3-bit A/D converter is 
displayed in Figure 14. In this example, the A/D converter uses eight different digital 
output codes to represent the analog input voltage. The largest number from the A/D 
converter is ( )1 /N N− , where N  is the number of digital output codes. In the case of the 
3-bit A/D converter, the largest number is 7/8, since the number of bits is three [9]. The 
smallest value represented by the output is zero. 
 
Figure 14.  Transfer function of a general 3-bit A/D converter (after [9]). 
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Many factors affect the capability of an A/D converter and are described in 
reference [9]. In this thesis, two A/D converters are studied as possible solutions to 
replace the V/f converters for this data acquisition problem. Both A/D converters have 
similar functions, however, they have different interfaces and different communication 
protocols. Characteristics of the two candidate A/D converters and some measured test 
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III. A/D CONVERTERS FOR IMPROVED DATA ACQUISITION 
The data acquisition system is required to measure two voltages, the battery 
voltage and the temperature sensor voltage, and report this data to the FPGA. Two 
possible solutions for data acquisition are explained in this chapter.  
A. AD7792/7793 A/D CONVERTER DESCRIPTION 
The first proposed solution is based on the AD7792/7793 A/D converter that has 
“low power, low noise, and complete analog front-ends for high precision measurement 
applications” [10]. This chip contains a “16/24 bit ∑-∆ analog-to-digital (ADC), a low 
noise instrumentation amplifier, an internal clock, and a low noise, low drift internal band 
gap reference” [10]. This chip can work with an external clock. The functional block 
diagram of the AD7792/7793 is shown in Figure 15 [10]. 
 
Figure 15.  The AD7792/7793 functional block diagram (from [10]). 
1. The AD7792/7793 Theory of Operation  
The AD7792/7793 has the capability of measuring three channel inputs 
simultaneously, including ± analog input 1, ± analog input 2, and ± reference input (or ± 
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analog input 3). The serial clock (SCLK) is the serial clock input that is the clock signal 
for the data transfer to and from the ADC. The serial clock has a Schmitt triggered input 
that provides a suitable interface with the OPTO isolation. The clock signal (CLK), 
shown in Figure 16, is the clock in/out trigger that drives the ADC from a common clock 
and achieves simultaneous conversions. The signal CS is the chip select input for the 
interface that activates the ADC and can be used to select the SCLK, data input (DIN), 
and data output (DOUT). The internal output 1 (IOUT1) and IOUT2 are the outputs of 
the internal excitation current source and are not used for this application. The AVDD is 
the supply voltage from 2.7 V to 5.25 V. The DVDD is the digital interface supply voltage 
and is used by the serial interface pins. The DVDD is independent of the AVDD [10].  
The data out and ready (DOUT/RDY) pin shown in Figure 16 is the serial data 
output and data ready output, which functions not only as the serial data output pin to 
access the ADC output but also as the data ready pin to report conversion completion. For 
example, the pin stays high if the data is not read after the conversion, which indicates 
that data is ready to be read. The DIN is the serial data input and controls the register 
selection bits to identify proper register settings. The pin configuration of the 
AD7792/7793 is shown in Figure 16 [10].  
 
Figure 16.  The AD7792/7793 converter pin configuration (from [10]). 
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2. Experimental Observations
In this thesis, a demonstration board was used to evaluate the AD7792/7793 
converter operation. The demonstration board used, the EVAL-AD7792, is powered by a 
5 V power supply through a USB connection from a computer. This USB connection 
facilitates the communication between the computer and the board. The AD7792/7793 
demonstration board is shown in Figure 17. Analog input signals from a signal generator 
were connected to the right side of the pin pairs that are marked AIN1(+) and AIN1(-), as 
displayed in Figure 18. The left side of the pin pairs is ground. The output signals (DIN, 
DOUT/RDY, CS, and SCLK) were connected to an oscilloscope to monitor the signals, 
as displayed in Figure 19 [11]. 
Figure 17. The AD7792/7793 demonstration board. 
Figure 18. The AD7792/7793 demonstration board analog input pin 
connection. 
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Figure 19. The AD7792/7793 demonstration board digital output pin 
connection. 
The AD7792/7793 emulation software tool graphical user interface is shown in 
Figure 20. Using this software tool, we can measure the input signals with various update 
rates, gains, and number of samples. Internal and external clock settings can be used [11]. 
The software tool displays a converted signal with the voltage plotted versus the samples, 
which can be easily converted to the time-domain because the sample rate is known. 
Figure 20. The AD7792/7793 converter emulation software tool 
graphical user interface. 
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To operate the demonstration board, an input channel must be selected using the 
software tool. Although the AD7792/7793 has a simultaneous measurement capability of 
all three inputs, the demonstration board cannot monitor all three signals simultaneously, 
so it must measure them one-by-one; thus, the multi-input measurement is not shown and 
is not required for this application.   
3. Analysis of the Experimentation Results
The measured waveform picture that was exported from the software tool is 
shown in Figure 21. The AD7792/7793 accepts bipolar signals or unipolar signals; since 
the target application is a unipolar signal the results shown here are unipolar [10]. The 
input signal is DC with a superimposed AC oscillation as expected for this application. 
Figure 21. The exported waveform from the software tool. 
The y-axis indicates the voltage of the input signal, and the x-axis is the sample 
number. Neither the y-axis nor the x-axis can be modified in the software tool, but the 
user can see the binary-coded numbers in the software tool when this setting is selected. 
The offset binary output of the A/D converter goes from 00000000 for a negative full-
scale input to 11111111 for a positive full-scale input, and zero volts is represented by 
10000000 [10]. An applied signal from a signal generator is 10 Hz with 0.56 Vpp added to 
0.746 Vdc offset. The input signal waveform which appears on the oscilloscope is shown 
in Figure 22. The mean value, the peak-to-peak voltage and the frequency of the 
waveform were measured by the oscilloscope, and the measurements appear in Figure 22. 
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Figure 22. The input signal measured on an oscilloscope. 
For the example shown here the sample rate is 470 Hz and the gain is one, which 
is set by the software tool. It should be noted that the sample rate of the A/D converter is 
referred to as the “update rate” in Figure 20. One hundred samples are recorded by the 
computer. In this example, the software tool displays two cycles of the signal with 100 
samples. Since the frequency is 10 Hz and the period is 100 ms, the duration of two 
cycles is 200 ms. The exported data is plotted by Matlab to generate a graph with time on 
the x-axis as shown in Figure 23. 
Figure 23. Matlab graph from exported data. 


















The next analysis shows the behavior of the A/D converter when the input signal 
exceeds the allowable voltage constraints. The results also show that the A/D converter 
can process bipolar inputs even though the A/D converter is powered by a unipolar 
supply voltage. The bipolar input capability demonstration is not needed for this 
application. 
The maximum output of this demonstration board is constrained to +/- 1.17 V by 
the internal reference voltage; thus, in this example, the input signal is over 1.17 V, and 
the output data is saturated at +/- 1.17 V (Figures 24 and 25). To show this saturation, a 
signal at 10 Hz and 2.8 Vpp with no offset voltage was used. The input signal waveform is 
a bipolar signal feeding the A/D converter even though a unipolar power supply of 5 Vdc 
was used for the A/D converter. The bipolar input is allowed because the AIN- is biased 
by an internal supply of 1.17 Vdc. For an external reference, the maximum output data 
can be up to +/- 2.5 V; however, an experiment with an external reference was not 
executed. 
Figure 24. Example of saturation of 10 Hz, 2.8 Vpp input signal. 
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Figure 25. Matlab graph of 10 Hz, 2.8 Vpp output data with no DC 
offset. 
The AD7792/7793 has both a single and continuous conversion mode; however, 
only the continuous conversion mode, which is appropriate to accommodate the 
continuous sampling requirement of the LLC converter, was used. There are four signals 
that must be checked with the AD7792/7793 converter: CS, DIN, DOUT/RDY, and 
SCLK. The CS chooses the device, SCLK determines the serial clock input for the device 
and controls each data transfer. The DIN is used for the data transfer to the on-chip 
registers, and the DOUT/RDY provides an access to the on-chip registers containing the 
converted signal data. These four output signals from experimental measurements are 
shown in Figure 26.  
Figure 26. Digital output signals (CH1:DIN, CH2: DOUT, CH3: CLK, 
CH4:CS). 


















An example of the expected waveforms is shown in Figure 27, which was taken 
from the AD7792/7793 datasheet. Similar signal patterns are displayed in Figures 26 and 
27. 
Figure 27. Output signals from the datasheet (from [10]). 
In Figure 26, the green line that displays the CS goes low, and the yellow line that 
displays the DIN has two signal pulses. The data DIN is compared with the purple line 
(the SCLK) that presents the binary numbers. The data DIN is valid on the rising edges of 
SCLK. In Figure 28, which zooms in on the DIN signal, the yellow line represents 
01011000 [10]. This number represents 58 hex, which is shown in Figure 27 for the DIN 
signal. From the AD7792/7793 datasheet, this means that the A/D converter is exiting the 
continuous read mode of operation.  
Figure 28. DIN exiting the continuous read command (the yellow line) 
(CH1:DIN (01011000), CH2: DOUT, CH3: CLK, CH4:CS). 
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The output data activity on the DOUT/RDY signal is shown in Figure 29. When 
the DIN line goes low, the DOUT/RDY signal, which is displayed as the blue line in 
Figure 29, transmits the data. The activity on the DOUT/RDY signal in Figure 29 shows 
the data representing one sample event. The oscilloscope was AC coupled in Figure 29 
for channel 1 so it does not display zero volts for channel 1. 
Figure 29. DOUT(the blue line) transmitting data (CH1:DIN, CH2: 
DOUT, CH3: CLK, CH4:CS). 
In this experimental result, the update rate was set to 470 Hz with the software 
tool, as previously shown in Figure 19. Using the software tool, the update rate was 
selected from the range 4.17 to 470. It is seen in Figure 30 that the period of data activity 
is 2.13 ms, which is 1/470. The two vertical lines in Figure 30 show the period of the data 
activity on the communication lines, and the distance between the markers for the two 
lines are 2.13 ms. It is shown in Figure 30 that the data is transmitted at 470 Hz by the 
activity of the DOUT/RDY, which is channel 2 in Figure 30. 
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Figure 30. An example of the sample rate (CH1:DIN, CH2: DOUT, 
CH3: CLK, CH4:CS). 
4. AD7792/7793 Application to the LLC Converter
Since the A/D converter is a two-channel A/D converter and has the capability to 
monitor both the voltage and the temperature signals simultaneously, the LLC circuit data 
acquisition system needs only one A/D converter. The FPGA does not need the software 
to monitor both the voltage and the temperature signal; however, the FPGA is required to 
monitor one converted digital data from the A/D converter, DOUT/RDY. The FPGA 
receives one signal (DOUT) and sends three signals (CS, SCLK, and DIN) to the 
A/D7792/7793 converter. The LLC converter circuit needs four optocouplers to isolate 
the signals from the battery. A proposed data acquisition architecture using the 
AD7792/7793 for the LLC circuit is shown in Figure 31 where four optocouplers are 
used.  
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Figure 31. Proposed data acquisition architecture using the 
AD7792/7793 for the LLC circuit. 
B. ADS 1000 A/D CONVERTER EXAMINATION 
The second solution considered for the data acquisition system is based on the 
ADS1000 A/D converter that uses the Inter-Integrated Circuit (I2C) compatible serial 
interface. The ADS1000 is designed for applications including voltage monitors, battery 
management, and temperature measurement. This chip includes an A/D converter, the I2C 
interface, the programmable gain amplifier (PGA), and the clock oscillator. The PGA 
offers voltage gains up to eight, and amplifies small signals to measure them more 
precisely. The ADS1000’s functional block diagram is shown in Figure 32 [12]. 
Figure 32. The ADS1000 functional block diagram (from [12]). 
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The ADS1000 can be applied to the LLC converter for a precise measurement 
result and an easy circuit design solution with less effort and time. The ADS1000 chip 
configuration is shown in Figure 33 [12]. 
Figure 33. The ADS1000 pin configuration (from [12]). 
1. Operation Mode
The ADS1000 has two operation modes: continuous and single conversion mode. 
In this thesis, only the continuous conversion mode is studied for the two A/D converters 
needed. The ADS1000 continuously converts the input analog signal to a digital signal. 
When the conversion is finished, the final data is transferred to the output register by the 
ADS1000, and the chip starts another conversion immediately after the transfer. Bit 7 in 
the configuration register is “1” for continuous conversion mode [12]. 
2. I2C Interface
The ADS1000 uses an I2C bus interface for communication between a master 
device and slaves. The communication in the I2C is always formed between two devices, 
usually a master and a slave. In this communication, both the master and slave can read 
or write; however, only the slave can communicate with the master. The ADS1000 is just 
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a slave device. The I2C interface has a two-wire connection, including a bidirectional 
serial data line (SDA) and a serial clock line (SCL). The SDA carries data, and the SCL 
is clock information. The I2C uses groups of eight bits to transmit the data. The SDA can 
be used to both transmit data and receive data. When a master receives data from a slave, 
the slave uses the data line; when a master transmits a data to a slave, the master uses the 
SDA. Only the master drives the SCL. Because the ADS1000 is a slave, the SCL is 
always an input to the ADS1000 [12].  
During no communication, both the SDA and the SCL lines are high and the 
communication is idle. To begin a communication, the master causes a start condition for 
communications when the SCL is low. The start condition is indicated by the SCL being 
high and the SDA changing from high to low. A stop condition is indicated by the SCL 
being high and the SDA changing from low to high. After the start condition, the master 
sends the address byte, which identifies the slave it wants to communicate with. It also 
sends the slave the read/write bit together.  
Data of the I2C bus always includes an acknowledge bit in the transmitted byte. 
After a master sends a byte to a slave, the master stops driving the SDA and waits for the 
slave’s recognition. If the slave recognizes the acknowledge bit, it pulls the SDA to low. 
In the situation of non-acknowledge, the slave leaves the SDA high during acknowledge 
cycle, and the master sends the stop condition to finish communication. A timing diagram 
of ADS1000 is shown in Figure 34, and the parameters for this diagram are shown in 
Table 1 [12]. 
Figure 34. The I2C timing diagram (from [12]). 
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Table 1.   The I2C timing diagram definitions (from [12]). 
3. Reading from the ADS1000
The output register and data of the configuration register can be read at some 
designated point from the ADS1000. The ADS1000 uses three bytes for reading the 
address. The first two are used for the output register data, and the last byte of the three 
bytes is used for the configuration register data. It is not necessary for all three bytes to be 
read; only two bytes of the output register need to be read. Reading more than three bytes 
is meaningless. A reading timing diagram for the ADS1000 is shown in Figure 35 [12]. 
Figure 35. Reading timing diagram for the ADS1000 (from [12]). 
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4. Writing to the ADS1000
When addressing the ADS1000 to write, new data can be written to the 
configuration register. Writing more than one byte is meaningless, since the ADS1000 
neglects bytes after one byte and only recognizes the first byte. The writing timing 
diagram for the ASD1000 is shown in Figure 36 [12]. 
Figure 36. Writing timing diagram for the ASD1000 (from [12]). 
5. Basic Concept of the ADS1000 Application
The ADS1000 application contains fully differential voltage inputs inV +  and inV − , 
where both must be positive. A typical connection of the ADS1000 is shown in Figure 
37. Any type of microcontroller or microprocessor can be connected directly to the
ADS1000. In any case, ADS1000 will not act as a master, so it never drives the SCL low. 
Using pull-up resistors for both the SDA and the SCL is very important since the I2C 
interface has an open drain feature to support multiple devices. High valued resistors 
offer less consumption of power; but cause a time delay on the bus and limit the bus 
speed. Low valued resistors offer a higher bus speed with more power consumption [12]. 
Since our data acquisition system is slow, the response does not need to be fast and larger 
pull-up resistors can be used. 
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Figure 37. Example of the typical connection for the ASD1000 (from 
[12]). 
Only single-ended inputs are used because our data acquisition system has two 
single-ended signals to be measured. Even though the ADS1000 has a fully differential 
input, it can measure single-ended signals also. Voltage and temperature inputs are 
connected to pin 1, and the ground is connected to pin 2 as shown in Figure 38. Negative 
voltage cannot be connected to the inputs since the ADS1000 only accepts positive 
voltage. The single-ended connection is shown in Figure 38 [12]. 
Figure 38. Example of single-ended input connection for the ASD1000 
(from [12]). 
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6. ADS1000 Application to the LLC Converter
A proposed data acquisition architecture using the ADS1000 for the LLC 
converter is shown in Figure 39. It can be noted that there are two analog input signals 
into the A/D converter shown in Figure 39. One analog signal goes to each ADS1000. In 
the current example, the FPGA is a master and the ADS1000 is a slave. The FPGA is a 
microcontroller that has the capability of the I2C communication. When the FPGA 
receives the voltage and temperature data from the ADS1000, the ADS1000 uses the #1 
SDA line in Figure 39. When the FPGA transmits read/write data to the ADS1000, the 
FPGA uses the #2 SDA line in Figure 38. Only the FPGA uses the # 3 SCL line in Figure 
39. The ADS1000 never uses the SCL, since it cannot be a master. The SCL is always an
input to the ADS1000 from the FPGA. 
Figure 39. Proposed data acquisition architecture using the ADS1000 
for the LLC converter. 
The FPGA causes the start condition for the communication when the SCL is low. 
After the start condition, the FPGA sends the read/write bit to the ADS1000. After the 
FPGA sends a byte to the ADS1000, the FPGA stops driving the SDA and waits for the 
ADS1000’s recognition. If the ADS1000 recognizes the acknowledge bit, it pulls the 
SDA low. In the situation of non-acknowledge, the ADS1000 leaves the SDA high 
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during the acknowledge cycle. The FPGA sends the stop condition to finish 
communication. 
The FPGA transmits a command byte to the ADS1000 as a master. In the 
example of the ADS1000, even though it has the capability of bidirectional SDA 
communication, the circuit requires three optocouplers because it has a unidirectional 
communication (as shown in Figure 39). The ADS1112 is a dual channel A/D converter 
that operates just like the ADS1000 and works for two analog inputs, but the analysis 
presented in this thesis focuses on the operation of the ADS1000 that has only one input 
channel. Two ADS1000 A/D converters can be used or just one ADS1112 for this data 
acquisition system. 
This study shows that when using A/D converters, the FPGA computational 
burden is greatly reduced compared to using two V/f converters. When using V/f 
converters, the FPGA receives converted digital signals and monitors them continuously 
since the V/f converters are asynchronous. On the other hand, with A/D converters the 
FPGA receives the information periodically, thus it does not have to work as much.   
In conclusion, both A/D converters are viable solutions to reduce the FPGA 
computational load in comparison to the V/f solution used in the existing LLC converter. 
However, the ADS1000 is a preferred solution not only because the FPGA and the A/D 
converter have bidirectional communication capabilities but also in view of the fact that 
the ADS1000 requires fewer optocouplers and fewer pin connections than the 
AD7792/7793. In addition, in case the LLC converter needs better functions, the I2C bus 
interface, which is applied to the ADS1000, offers more flexibility without adding more 
A/D converters.   
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IV. CONCLUSIONS AND RECOMMENDATIONS
In the existing data acquisition architecture, the output of the V/f converters are 
asynchronous digital square-waves independent of all system clocks and must be 
constantly monitored to find the transitions so that the frequency can be measured. This 
process is very time consuming, and we propose to replace it on an FPGA with a fixed 
frequency sampling system using A/D converters so that voltage and temperature can be 
measured in real-time more easily. The asynchronous and continuous monitoring 
problems are easily solved with an A/D converter.  
The FPGA transmits one signal to the ADS1000 converter at a given time. The 
FPGA transmits three digital signals to the AD7792/7793 A/D converter at a given time. 
From the experiment conducted, it was found that a sampling time of 10 Hz is sufficient 
to monitor these signals for the target application circuit.  
For efficient processing, we recommend the use of the ADS1000 since the FPGA 
and the A/D converter have bidirectional communication capabilities. Furthermore, the 
ADS1000 requires less optocouplers, less space and fewer wires than the AD7792/7793 
in the LLC circuit. In addition, I2C bus interface, which is applied to the ADS1000, offers 
more extensibility to the LLC converter without connection waste. 
A viable alternative data acquisition strategy that has fewer interconnections and 
reduces the processing burden on the FPGA by making the signals synchronous was 
identified in this thesis. 
The given multi-cell charger has 12-pin interfaces between the LLC converters 
and the FPGA as was mentioned in Chapter I.B. Though this charger works well at this 
time, if many batteries (i.e., 20 or 30) must be charged, it could become a serious 
problem to interconnect everything. Increased number of batteries means more cables. If 
the circuit has 20 batteries, the circuit needs 240 cables; thus, future work should focus 
on reducing the number of cables, which was not accomplished in this thesis. This thesis 
proposes a solution to improve the hardware design of the LLC converter. Future work 
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should investigate the software for communication between an A/D converter and the 
FPGA.  
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